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Abstract—This article presents a bandwidth extended digital 
predistortion system suitable for LTE-advanced applications. 
The proposed predistortion system uses a two-box architecture 
based on the cascade of a memory polynomial followed by a 
memoryless predistortion function. The memoryless predistorter 
is identified offline and used to perform a coarse linearization 
which cancels out most of the static nonlinearity of the device 
under test allowing for a reduced observation bandwidth for the 
synthesis of the memory polynomial predistortion sub-function. 
The proposed predistorter was experimentally validated and its 
performance benchmarked against a predistorter having the 
same structure but identified using the conventional approach. 
The measurement results demonstrate that the proposed 
predistorter requires 30% less sampling speed for the analog to 
digital converter of the feedback path.  
 
Index Terms—Analog to digital converter (ADC), digital 
predistortion (DPD), distortion, field programmable gate arrays, 
memory effects, nonlinearity, power amplifier (PA).  
I. INTRODUCTION 
ADIO frequency power amplifiers (PAs) are the main 
cause of nonlinearities in wireless transmitters. These 
nonlinearities appear as a result of using spectrum 
efficient modulation and multiplexing techniques such as 
multi-level quadrature amplitude modulation (QAM) and 
orthogonal frequency division multiplexing (OFDM), 
respectively. These techniques widely used in modern 
communication systems inevitably lead to amplitude 
modulated time domain signals with high peak-to-average 
power ratios (PAPR). To ensure power efficient operation of 
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the power amplification stage, architectures such as Doherty 
amplifiers and polar transmitters are adopted [1]-[7]. These 
power amplification circuits enhance the power efficiency 
while resulting in a substantially nonlinear behavior. In fact, 
the signal's amplitude modulation emulates the static nonlinear 
behavior of PAs. Moreover, dynamic distortions caused by the 
electrical memory effects will be induced due to the wide 
bandwidth of the signals to be transmitted. This calls for the 
use of linearization circuitry along with the power amplifier to 
reduce the spectral regrowth in the adjacent channels [8]-[16]. 
The predistortion technique is widely used for power 
amplifiers linearization, and can be implemented either in 
digital or in analog domains. Compared to digital 
predistorters, the analog implementation of the predistortion 
function yields to a much wider correction bandwidth but 
lower linearity performances [17][18]. Thus, digital 
predistortion (DPD) technique is the preferred choice for the 
linearization of base station power amplifiers. Several 
predistortion structures have been proposed to compensate for 
the dynamic nonlinear behavior of power amplifiers driven by 
wideband signals [10]-[16].  
Digital predistortion is achieved by placing before the 
amplifier a complementary nonlinear function that will cancel 
out the distortions created by the PA. The performance of the 
digital predistorter is heavily dependent on the match between 
the predistortion function and the inverse characteristic of the 
PA. Accordingly, accurate characterization of the device under 
test is needed. This sets stringent bandwidth requirements 
since the signal at the output of a power amplifier is typically 
five times wider than the original signal to be transmitted 
[15][16]. In [15], a first attempt to address the wide bandwidth 
requirement of digital predistortion systems was reported. In 
this work, the band-limited approach consists of filtering the 
PA's output signal to limit the required observation bandwidth 
and applying a similar bandwidth limitation on the 
predistorted signal through filtering. This led to satisfactory 
linearization performance in the observation bandwidth but 
with no distortions correction beyond the observation 
bandwidth of the system. Recently, a DPD system able to 
reduce the spectrum regrowth over a bandwidth that exceeds 
the observation bandwidth was reported [16]. This is obtained 
by filtering the PA's output signal to alleviate the speed 
requirements on the analog to digital converters (ADC). The 
filtered spectral components are then recovered in the digital 
domain by using spectral extrapolation techniques which add 
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significant computational complexity to the DPD system. 
In this paper, the bandwidth requirements of modern digital 
predistortion systems are addressed with two main objectives. 
The first aims at being able to reduce the spectral regrowth 
over a bandwidth that exceeds the observation bandwidth. The 
second objective is to avoid major additional computational 
overhead.  
This paper is organized into five sections: Section II 
discusses the distributed dynamic nonlinearity approach 
adopted in this work. In Section III, the proposed bandwidth 
extended digital predistortion technique is described. The 
experimental validation of the proposed technique and its 
performance benchmarking are reported in Section IV. Section 
V concludes this article by summarizing the main results and 
deriving conclusions. 
II. DISTRIBUTED DYNAMIC NONLINEARITY APPROACH 
Two and three-box based digital predistorters have been 
widely investigated in the literature for the linearization of 
power amplifiers exhibiting memory effects [12]-[14]. The 
basic idea is that the nonlinearity order of the power amplifier 
is split into two lower order nonlinear functions. In fact, the 
cascade of two polynomial functions with nonlinearity orders 
1K  and 2K , respectively, will result in a nonlinear system 
with nonlinear terms up to the 1 2K K×  order while requiring 
only 1 2K K+  coefficients. 
Accordingly, multi-box models demonstrated similar and 
even superior performance compared to single box models 
while requiring a lower number of coefficients [13][14]. When 
memory effects are present, a common approach consists of 
using a memoryless nonlinear function, that is optimized to 
compensate for the highly nonlinear memoryless characteristic 
of the device under test (DUT), and a dynamic function that 
compensates for the residual dynamic distortions of the device 
under test. The dynamic function is a linear filter in Wiener 
based predistorters, and a low order memory polynomial 
function in twin-nonlinear two-box models.  
Fig. 1 presents the block diagram of the two-box digital 
predistorter considered in this work. It consists of the cascade 
of a dynamic nonlinear function followed by a static 
nonlinearity. The output signal of the dynamic nonlinearity 
block ( )intermx  built using a memory polynomial function is 
given by: 
0 0
( ) ( ) ( )
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n
interm nm
n m
x i a x i m x i m
= =
= − −∑∑  (1) 
where N  and M  are the nonlinearity order and the 
memory depth of the memory polynomial function used to 
implement the dynamic nonlinearity of the predistorter, 
respectively. 
Similarly, the output signal ( )_out DPDx  of the static 
nonlinear predistorter is formulated according to: 
_
0
( ) ( ) ( )
K
k
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k
x i b x i x i
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=∑  (2) 
where K  refers to the nonlinearity order of the static 
nonlinearity sub-block of the proposed digital predistorter. 
Substituting (1) into (2) will relate the predistorter's output 
signal ( )_out DPDx  to its input signal ( )inx . 
 
xout_DPDxinterm Static 
Nonlinearity
Dynamic 
Nonlinearity
xin
 
Fig. 1. Adopted two-box digital predistorter structure. 
The predistorter of Fig. 1 is built according to the reverse 
twin-nonlinear two-box structure reported in [13]. However, 
the procedure used to identify the DPD coefficients in this 
work is very distinct from that of the original reverse twin-
nonlinear two-box. This major difference enhances the 
bandwidth capability of the proposed predistorter which is 
explained in the next section. Separating the memoryless part 
(static nonlinearity) of the predistorter from its memory effects 
(dynamic nonlinearity) is a very attractive feature of the 
considered DPD. Indeed, it was shown, in [19], that the static 
distortion characteristics of the PA are more accurately 
measured under a narrow band test condition. This implies 
that the static nonlinearity of the digital predistorter structure 
shown in Fig. 2 can be derived from narrow band 
measurements. 
Moreover, the specific cascaded arrangement of the adopted 
predistorter is suitable for implementing a two-step 
linearization process where the static nonlinear function of the 
DPD is first applied, and then the dynamic nonlinear function 
of the predistorter is synthesized to linearize the cascade made 
up of the memoryless DPD (static nonlinear function), and the 
device under test. This is achieved by using the signal 
( )intermx  at the input of the static nonlinearity function and the 
sampled output of the device under test. 
Furthermore, a closer look at the output spectra of the 
power amplifier before linearization, and after applying the 
memoryless DPD (built using the static nonlinearity function 
of the two-box DPD) reveals valuable information about the 
typical behavior of power amplifiers. Indeed, Fig. 2 illustrates 
a conceptual schematic that illustrates the impact of using a 
memoryless predistorter and a full two-box predistorter on the 
spectra at the output of the linearized amplifier. This figure 
shows that when only the static nonlinearity of the two-box 
DPD structure is applied to linearize the PA, substantial 
spectrum regrowth cancellation will be observed even if the 
amplifier exhibits strong memory effects. Most importantly, it 
is anticipated that the signal bandwidth at the output of the PA 
linearized using a memoryless DPD will be narrower than that 
obtained at the output of the PA without any predistortion. In 
fact, the static distortions are known to be highly nonlinear 
while memory effects are linear or at most mildly nonlinear 
[20][21]. Thus, when the static nonlinearity of the DUT is 
cancelled out by the memoryless DPD function, the bandwidth 
of the signal at the output of the PA will decrease. 
Consequently, the bandwidth of the feedback path and thus the 
ADC speed requirements can be reduced accordingly without 
compromising the quality of the linearization.  
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Fig. 2. Effects of various DPDs on the spectra at the output of a linearized PA. 
III. BANDWIDTH EXTENDED DIGITAL PREDISTORTION 
TECHNIQUE 
A conventional digital predistortion system is shown in Fig. 
3. In the signal generation path, the signal to be transmitted 
( inx ) is first predistorted. The resulting signal at the output of 
the DPD is then converted by the digital to analog converter 
(DAC) before being upconverted by the frequency up-
conversion stage (UCS). In the signal feedback path, a portion 
of the signal at the output of the power amplifier ( _out PAx ) is 
down-converted by the down-conversion stage (DCS), and 
then digitized by the analog to digital converter (ADC). 
 
PADPD DAC UCS
ADC DCS
Identification 
Algorithm
xin xout_DPD xout_PA
BWα ×
 
Fig. 3. Simplified block diagram of conventional DPD system. 
In the system of Fig. 3, it is important to define the 
following parameters that are of primary interest in this work: 
• Signal bandwidth: This refers to the bandwidth of 
the signal to be transmitted which is applied at the 
input of the predistorter.  
 
• DPD correction bandwidth: This refers to the signal 
bandwidth at the output of the PA over which a 
spectrum regrowth reduction is observed following the 
use of the DPD. 
 
• Signal generation bandwidth: This refers to the 
bandwidth of the signal applied at the input of the 
digital to analog converter in the signal generation path. 
 
• Signal observation bandwidth: This corresponds to 
the bandwidth of the signal at the input of the analog to 
digital converter in the signal feedback path. 
 
In the general case, the spectrum regrowth observed at the 
output of power amplifiers spans over a bandwidth α  times 
wider than that of the input signal. In wireless infrastructure 
applications, the bandwidth of the signal at the output of the 
nonlinear power amplifier is typically five times that of the 
signal to be transmitted [15][16]. Indeed, for such applications 
seventh and higher orders intermodulation products do not 
have any noticeable effect on the output signal. This is mainly 
due to the high PAPR nature of the test signals and to the 
linearity-efficiency trade off adopted during the design of the 
DPD linearized power amplifiers. Thus, in the remainder of 
the paper, it will be considered that 5α = . Nevertheless, this 
does not restrict the generality of the proposed technique 
which is anticipated to lead to extended correction bandwidth 
independently of the value of α . 
Accordingly, if the input signal bandwidth is BW , then the 
DPD correction bandwidth should be 5 BW× . To ensure such 
DPD correction bandwidth, conventional DPD systems similar 
to the one shown in Fig. 3 require the signal generation 
bandwidth as well as the signal observation bandwidth to be 
equal to the DPD correction bandwidth, that is 5 BW× . With 
the adoption of wideband multi-carrier communication signals 
as it is the case in the LTE-A standard, digitally predistorted 
power amplifiers should be able to handle broadband input 
signal bandwidths obtained through carrier aggregation of a 
plurality of 20MHz wide signals. Even though LTE-A signals 
can have bandwidths as wide as 100MHz, bandwidths beyond 
60MHz are commonly obtained through carrier aggregation 
between several frequency bands since typical frequency 
bands are only 60MHz wide (for example the 1930MHz to 
1990MHz, or the 2110MHz to 2170MHz frequency bands). 
Since this work mainly focuses on single band power 
amplifiers predistortion, the maximum input signal bandwidth 
that will be considered will be limited to 60MHz. In such a 
case, the DPD correction bandwidth should be 300MHz wide. 
Consequently, the speed of the digital to analog converter as 
well as the analog to digital converter used in the system of 
Fig. 3 must be commensurate to this correction bandwidth 
(300MHz). For the ADC and DAC, the wide bandwidth 
constraint adds up to the dynamic range specifications 
required to ensure satisfactory adjacent channel performance 
of the linearized amplifier. This limits the correction 
bandwidth of state of the art digital predistortion systems as 
well as commonly used experimental setups to approximately 
160MHz. This bandwidth translates into a signal bandwidth in 
the range of 30MHz which is not sufficient for LTE-A 
systems. 
Based on the above discussion, the conventional DPD 
system of Fig. 3 has been modified to implement the proposed 
digital predistortion system with extended correction 
bandwidth. Herein, extended correction bandwidth refers to 
the fact that the DPD correction bandwidth exceeds its 
observation bandwidth as it will be demonstrated in the 
experimental validation section. Fig. 4 shows the simplified 
block diagram of the proposed bandwidth extended DPD 
system. In the proposed system, the digital predistortion is 
performed in two successive steps. First, the memoryless DPD 
synthesized from narrow band measurements is applied. Then, 
the input of the static nonlinear predistortion function and the 
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output of the PA are used by the DPD identification algorithm 
to build the dynamic nonlinearity compensation function. 
Thus, the system to be linearized in the second predistortion 
step is the cascade of the memoryless DPD function and the 
PA. As explained above, this system is a mildly nonlinear 
dynamic system that has memory effects comparable to that of 
the PA but significantly less static distortions. This contrasts 
with the highly nonlinear dynamic system being linearized in 
the conventional DPD architecture which is the PA itself. In 
other words, by using the memoryless nonlinear function, the 
system to be linearized is changed from being a highly 
nonlinear dynamic system (in the conventional DPD case) to a 
mildly nonlinear dynamic system (in the proposed bandwidth 
extended DPD) while the PA remains unchanged. Based on 
this, a lower sampling rate can be used in the analog to digital 
converter of the feedback path since the signal at its input has 
a bandwidth denoted BWβ ×  with β α< . 
 
PADyn.NL DAC UCS
ADC DCS
Identification 
Algorithm
Static
NL
DPD BWα ×
BWβ ×  
Fig. 4. Simplified block diagram of proposed bandwidth extended DPD 
system. 
In the proposed bandwidth extended DPD system, two 
considerations need to be addressed: the synthesis of the static 
nonlinear DPD, and the unequal sampling rates of the signals 
fed to the dynamic distortions DPD identification algorithm 
block. 
The static nonlinear function of the DPD is built in order to 
compensate for the memoryless distortions of the power 
amplifier. Since these distortions can be characterized from 
narrow band measurements and are primarily a function of the 
input signal's average power, it is possible to pre-synthesize 
these offline. For example, the static nonlinear DPD can be 
made of several functions indexed by the operating average 
power of the signal. Delay and power alignments are required 
for the static predistortion function synthesis as it is common 
for all predistortion systems. The alignments are performed 
offline since the static predistortion function is pre-synthesized 
from narrow band measurements. Furthermore, the 
architecture of the proposed DPD is robust to mismatches 
between the static nonlinearity of the DPD and the actual 
memoryless distortions of the PA since the dynamic 
nonlinearity function of the predistorter will compensate for 
any residual nonlinearities present in the cascaded system 
made of the PA and the DPD's static nonlinear function. Due 
to the sequential nature of the proposed approach, the static 
nonlinear predistortion function is considered to be part of the 
DUT being linearized by the dynamic nonlinear predistortion 
function; therefore, no specific power alignment is needed 
between these two predistortion functions and only power 
alignment is necessary at the input of the dynamic nonlinearity 
block as it is the case in any predistortion system. Though, 
similarly to the case of the static nonlinear predistortion 
function, the dynamic nonlinear predistortion function 
involves time delay alignment between the two signals fed to 
the identification algorithm block of Figure 4. This time delay 
estimation and alignment is performed digitally using the 
cross-correlation technique described in [22], where the 
identification signals are resampled in order to improve the 
time resolution of the cross-correlation.  
The signal at output of the feedback path's ADC has a 
sampling rate lower than that of the signal at the input of the 
DPD's static nonlinear function. Since both signals are used to 
identify the dynamic nonlinear function of the DPD, equal 
sampling rates are needed. To overcome this issue, the first 
step of the dynamic predistorter identification algorithm 
performs an oversampling of the ADC's output signal to have 
coherent sampling rates for both signals used to identify the 
dynamic distortions function of the DPD. 
The flow chart describing the various steps involved in the 
bandwidth extended DPD system is reported in Fig. 5. First, 
the static nonlinear predistortion function derived from offline 
narrowband measurements is applied. Then, the input and 
output baseband waveforms of the cascade made up of the 
static DPD and the PA are acquired. The ADC's output signal 
is then up-sampled to the same sampling frequency as the 
input signal of the static DPD. The up-sampled output signal 
and the input signal are time aligned and then used to derive 
the coefficients of the dynamic nonlinear predistortion block.  
In this work, all digital predistorters were built using the 
indirect learning architecture [23] where the input and output 
of the DUT are used to derive the post-inverse function which 
is then applied as a predistorter. This architecture is commonly 
adopted in adaptive digital predistortion systems. It is 
considered as an open loop system since the digital 
predistorter is outside the estimation loop. Thus, it is immune 
against propagation delay through the feedback path as long as 
delay estimation and alignment is performed prior to the 
digital predistortion function identification. 
Apply static nonlinear DPD
Characterize the cascade (Static DPD + PA)
Up-sample ADC’s output signal
Delay estimation and alignment
Dynamic nonlinear function identification
 
Fig. 5. Flow chart of the bandwidth extended DPD algorithm. 
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IV. EXPERIMENTAL VALIDATION 
A. Experimental Setup 
The experimental validation was carried using a 3-carrier 
LTE-A signal having a total bandwidth of 60MHz and a peak 
to average power ratio of 10.4dB at a complementary 
cumulative distribution function (CCDF) of 0.001%. To 
validate the proposed bandwidth extended DPD system, an 
experimental setup with wideband signal generation and 
analysis bandwidth (of more than 300MHz) was used. This 
will allow for comparison between the performance of the 
conventional and the proposed digital predistortion system for 
a wide range of signal observation bandwidths. In the 
experimental setup illustrated in Fig. 6, an arbitrary waveform 
generator (AWG) model 81180A from Agilent Technologies 
is used to generate baseband analog waveforms of the in-phase 
(I) and quadrature (Q) components of the test signal. These 
waveforms are modulated around the RF carrier frequency 
using the performance signal generator (PSG) model E8267D 
from Agilent Technologies. The RF signal is then applied at 
the input of the device under test. The resulting output is first 
attenuated and then demodulated using the Agilent 89600 
vector signal analyzer (VSA) software running on a high 
speed oscilloscope model MSO 9404A from Agilent 
Technologies. The signal obtained at the output of the 
oscilloscope as well as the digital waveforms downloaded into 
the AWG are processed using MATLAB based algorithms to 
generate and apply the predistortion function in accordance 
with the conventional approach shown in Fig. 3. Herein, the 
digital predistortion functions are implemented within the data 
processing software. The ADC speed requirements are defined 
by setting, in the oscilloscope, the sampling rate of the PA's 
output signal. 
The DUT used in this work is a high power Doherty power 
amplifier designed for operation in the 2100MHz frequency 
band (2110-2170 MHz). The measured AM/AM and AM/PM 
characteristics of the DUT driven by the 3-carrier LTE-A test 
signal are shown in Fig. 7. The shape of these characteristics 
reveals the highly nonlinear behavior of the DUT, and their 
dispersion exposes its strong memory effects.  
During the tests, the power amplifier was operating over its 
entire power range at an output power back-off that is equal to 
the peak to average power ratio of the input signal (10.4dB). 
This leads to an operating average drain efficiency of 39%. 
 
AWG
(Agilent 81180A)
PSG
(Agilent E8267D)
Oscilloscope
(Agilent 
MSO9404A)GPIB/LAN
Trigger
I
Q
10	  MHz
DUT Att.
GP
IB
/L
AN
Data 
Processing 
Software
 
Fig. 6. Block diagram of the experimental setup. 
B. Memoryless DPD Performance 
To confirm that the observation bandwidth required at the 
output of the nonlinear power amplifier is five times that of 
the input signal, the spectra of the DUT's input and output 
signals were measured over a wide frequency span. These 
spectra depicted in Fig. 8 clearly confirm that the bandwidth 
of the signal at the output of the nonlinear power amplifier is 
300MHz centered around the carrier frequency of 2140MHz 
(from 1990MHz to 2290MHz), and that intermodulation 
products beyond that of the fifth order are not observed at the 
output of the DUT. 
 
(a) 
 
(b) 
Fig. 7. Measured characteristics of the DUT using a 3-carrier LTE-A signal. 
(a) AM/AM characteristic. (b) AM/PM characteristic. 
To experimentally validate the claims of section III 
according to which the use of a memoryless DPD will reduce 
the bandwidth requirements of the signal observation path, a 
memoryless DPD was derived from narrow band measurement 
of the DUT. In this test, the signal bandwidth was set to 
20MHz, and accordingly the bandwidth of the signal 
observation path was set to 100MHz. The measurement data 
was used to generate a look-up table based (LUT) memoryless 
DPD of the DUT. This LUT was then applied to linearize the 
DUT driven by the 60MHz 3-carrier LTE-advanced signal 
centered around 2140MHz. The measured spectra at the output 
of the DUT with and without predistortion are shown in Fig. 9. 
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This figure clearly shows that the use of the memoryless 
predistorter significantly reduces the spectrum regrowth in the 
frequency range corresponding to the fifth order inter-
modulation distortions (that is from 1990MHz to 2050MHz, 
and from 2230MHz to 2290MHz). To further corroborate this, 
the AM/AM and AM/PM characteristics of the cascade made 
of the LUT DPD and the DUT were measured. These curves 
reported in Fig. 10 confirm that the considered system (LUT 
DPD + DUT) is a mildly nonlinear dynamic system. Indeed, 
the nonlinearity of these characteristics has been significantly 
reduced as compared to their versions shown in Fig. 7, while 
the memory effects strength remains quasi unchanged as it can 
be observed through the dispersion of these characteristics. 
As a conclusion, these results confirm that the use of the 
static DPD cancels out most of the nonlinearity exhibited by 
the DUT. Consequently, it reduces the bandwidth of the signal 
at the output of the PA. As a result, a lower sampling rate can 
be used in the signal observation path. 
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Fig. 8. Measured spectra at the input and output of the nonlinear PA. 
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Fig. 9. Sample spectra at the output of a linearized PA. 
C. Performance of the Proposed Bandwidth Extended DPD  
To evaluate the effectiveness of the proposed technique in 
extending the bandwidth of digital predistortion systems, the 
DUT was linearized using the bandwidth extended DPD (BE-
DPD) system as well as a conventional DPD (C-DPD) system. 
For fair comparison, in both cases, the structure of the DPD 
and its parameters were the same. In fact, the memoryless 
digital predistortion function was built using a look-up table 
while the dynamic nonlinear predistortion function was 
implemented using a memory polynomial function with a 
nonlinearity order of 5 and a memory depth of 10.  
 
(a) 
 
(b) 
Fig. 10. Measured characteristics of the cascade (memoryless DPD+DUT) 
using a 3-carrier LTE-A signal. (a) AM/AM characteristic. (b) AM/PM 
characteristic. 
Both the conventional and the proposed digital predistortion 
systems were experimentally validated for a wide range of 
signal observation bandwidths. In the C-DPD system, both 
static and dynamic predistortion functions are derived for each 
signal observation bandwidth. Conversely, for the proposed 
BE-DPD, the static nonlinear predistortion function is derived 
from narrow band measurements as described in the previous 
section and maintained unchanged during all tests. However, 
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the dynamic predistortion function is derived for each of the 
considered signal observation bandwidths.  
Fig. 11 reports the spectra measured at the output of the 
linearized DUT using both techniques when the signal 
observation bandwidth is large enough to include the complete 
third and fifth order intermodulation products. This figure 
shows that, as expected, both the C-DPD and the BE-DPD 
lead to the same quality of linearization. In this test, the ADC 
sampling frequency was set to 384MHz. This sampling 
frequency corresponds to an observation bandwidth of 
300MHz for the test equipment used in this experiment. The 
reference DPD refers to the single box predistorter built using 
a memory polynomial function derived from the 
characterization of the DUT using an observation bandwidth 
of 300MHz. 
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Fig. 11. Measured spectra at the output of the linearized DUT using 300MHz 
signal observation bandwidth. 
The performances obtained for reduced signal observation 
bandwidth are presented in Fig. 12. In this figure, the spectra 
measured at the output of the linearized power amplifier are 
reported as a function of feedback path's ADC sampling 
frequency. This figure shows that for a sampling frequency of 
276MHz, the performance of the C-DPD starts deviating from 
that of the reference DPD. The performance of the C-DPD 
further degrades as the ADC sampling frequency is reduced. 
Conversely, even if the ADC sampling frequency is reduced 
down to 184MHz, the performance of the proposed BE-DPD 
remains quasi unchanged. From these measurements, it 
appears that the BE-DPD can maintain a correction bandwidth 
of 300MHz even if the ADC sampling rate is reduced to 
184MHz. This represents approximately 33% reduction of the 
necessary observation bandwidth required for C-DPD. In other 
words, the BE-DPD with an ADC sampling rate of Fs can 
achieve the same correction bandwidth as a conventional DPD 
system with a sampling rate 50% higher ( )1.5 Fs× .  
As the sampling rate, and thus the observation bandwidth, 
was further reduced gradually from 184MHz down to 
123MHz. The spectra presented in Fig. 12 (e) and (f) show 
that the performance of the C-DPD and BE-DPD are affected. 
Here, it is essential to note that even under such conditions, 
the performances of the propose BE-DPD remain superior to 
that of the C-DPD. In fact, the degradation of the BE-DPD 
performance is upper bounded by the performance of the LUT 
DPD. This means that as the ADC sampling rate of the 
feedback path is reduced, the BE-DPD performance will 
converge to that of the LUT DPD. This contrasts with the C-
DPD case for which the spectrum regrowth in the frequency 
range outside the signal observation bandwidth is similar to 
that obtained without DPD. These results clearly demonstrate 
the ability of the BE-DPD to outperform the C-DPD even 
under extreme bandwidth constraints. 
V. CONCLUSION 
In this paper a bandwidth extended digital predistortion 
system was proposed. This system is based on a two-box 
digital predistorter architecture in which the static 
predistortion function is derived offline under narrow band 
test conditions and a memory polynomial DPD is then applied 
to linearize the cascade made of the static DPD and the device 
under test. The use of the static DPD was shown to reduce the 
spectrum regrowth at the output of the linearized DUT which 
in turn reduces the observation bandwidth requirements 
needed for the synthesis of the memory polynomial 
predistortion function. Experimental results using a 3-carrier 
LTE-A signal demonstrated the ability of the proposed BE-
DPD in achieving satisfactory linearity performance over a 
300MHz bandwidth with a sampling rate of 184MHz in the 
feedback path's ADC. 
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